74HCT112 Datasheet - Philips

Dual JK flip-flop

74HCT112 General Description

The 74HC/HCT112 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT112 are dual negative-edge triggered JK-type flip-flops featuring individual nJ, nK, clock (nCP), set (nSD) and res.

74HCT112 Datasheet (106.77 KB)

74HCT112 Datasheet Preview — Preview of 74HCT112 PDF

Datasheet Details

Part number:

74HCT112

Manufacturer:

Philips

File Size:

106.77 KB

Description:

Dual jk flip-flop.
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications

📁 Related Datasheet

74HCT11 Triple 3-input AND gate (Philips)

74HCT11 Triple 3-input AND gate (NXP)

74HCT11 Triple 3-input AND gate (nexperia)

74HCT11-Q100 Triple 3-input AND gate (nexperia)

74HCT112 Dual JK flip-flop (nexperia)

74HCT112D Dual JK flip-flop (nexperia)

74HCT11D Triple 3-input AND gate (nexperia)

74HCT11DB Triple 3-input AND gate (nexperia)

74HCT11PW Triple 3-input AND gate (nexperia)

74HCT10 Triple 3-input NAND gate (Philips)

TAGS

74HCT112 Dual flip-flop Philips

Image Gallery

74HCT112 General Description

Datasheet Details

File Size:

Description:

74HCT112 Distributor