Part number:
74HCT11
Manufacturer:
File Size:
135.54 KB
Description:
Triple 3-input and gate.
* Complies with JEDEC standard no. 7A
* Input levels:
* For 74HC11: CMOS level
* For 74HCT11: TTL level
* ESD protection:
* HBM JESD22-A114F exceeds 2000 V
* MM JESD22-A115-A exceeds 200 V
* Multiple package options
* Specified from 40 C to +85 C and from 40
74HCT11
135.54 KB
Triple 3-input and gate.
📁 Related Datasheet
74HCT10 - Triple 3-input NAND gate
(Philips)
INTEGRATED CIRCUITS
DATA SHEET
For a plete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 .
74HCT10 - Triple 3-input NAND gate
(nexperia)
74HC10; 74HCT10
Triple 3-input NAND gate
Rev. 4 — 8 January 2021
Product data sheet
1. General description
The 74HC10; 74HCT10 is a triple 3-input N.
74HCT10-Q100 - Triple 3-input NAND gate
(nexperia)
74HC10-Q100; 74HCT10-Q100
Triple 3-input NAND gate
Rev. 2 — 8 January 2021
Product data sheet
1. General description
The 74HC10-Q100; 74HCT10-Q100 .
74HCT107 - Dual JK flip-flop
(Philips)
INTEGRATED CIRCUITS
DATA SHEET
For a plete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 .
74HCT107 - Dual JK flip-flop
(nexperia)
74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
Rev. 7 — 20 February 2024
Product data sheet
1. General description
The 74HC.
74HCT107-Q100 - Dual JK flip-flop
(nexperia)
74HC107-Q100; 74HCT107-Q100
Dual JK flip-flop with reset; negative-edge trigger
Rev. 3 — 7 July 2021
Product data sheet
1. General description
The.
74HCT107D - Dual JK flip-flop
(nexperia)
74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
Rev. 7 — 20 February 2024
Product data sheet
1. General description
The 74HC.
74HCT109 - Dual JK flip-flop
(nexperia)
74HC109; 74HCT109
Dual JK flip-flop with set and reset; positive-edge-trigger
Rev. 5 — 5 August 2021
Product data sheet
1. General description
The.
