854S01I - 2:1 Differential-to-LVDS Multiplexer

Product Overview

Renesas

Part number	854S01I
Manufacturer	Renesas
File Size	673.89 KB
Description	2:1 Differential-to-LVDS Multiplexer
Datasheet	854S01I Datasheet
Additional preview pages of the 854S01I datasheet.

The 854S01I is a high performance 2:1 Differential-to-LVDS Multiplexer.

2:1 LVDS MUX.
One LVDS output pair.
Two differential clock inputs can accept: LVPECL, LVDS, CML.
Maximum input/output frequency: 2.5GHz.
Translates LVCMOS/LVTTL input signals to LVDS levels by using a resistor bias network on nPCLK0, nPCLK1.
RMS additive phase jitter: 0.06ps (typical).
Propagation delay: 600ps (maximum).
Part-to-part skew: 350ps (maximum).
Full 3.3V supply mode.
-40°C to 85°C ambient opera.

📁 Similar Datasheet

Other Datasheets by Renesas

Published: Sep 25, 2023 |