8V79S683 divider equivalent, jesd204b/c compliant fanout buffer and divider.
▪ Distribution, fanout, phase-delay of clock and SYSREF signals ▪ Very low output noise floor: -158.8dBc/Hz noise floor
(245.76MHz) ▪ Supports clock frequencies up to 3GH.
It is designed as a high-performance clock and converter synchronization solution for wireless base station radio equip.
The 8V79S683 is a fully integrated, clock and SYSREF signal fanout buffer for JESD204B/C applications. It is designed as a high-performance clock and converter synchronization solution for wireless base station radio equipment boards with JESD204B/C .
Image gallery