Datasheet4U Logo Datasheet4U.com

HD74AC194 - 4-bit Bidirectional Unviersal Shift Register

Description

This bidirectional shift register is designed to incorporate virtually all of the

Features

  • a system designer may want in a shift register. It features parallel inputs, parallel outputs, right shift and left shift serial inputs, operating mode control inputs, and a direct overriding clear line. The register has four destinct modes of operation: parallel (broadside) load, shift right (in the direction Q0 toward Q3); shift left; inhibit clock (do nothing). Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high.

📥 Download Datasheet

Datasheet preview – HD74AC194

Datasheet Details

Part number HD74AC194
Manufacturer Renesas
File Size 209.08 KB
Description 4-bit Bidirectional Unviersal Shift Register
Datasheet download datasheet HD74AC194 Datasheet
Additional preview pages of the HD74AC194 datasheet.

📁 Similar Datasheet

  • HD74AC194 - 4-bit Bidirectional Unviersal Shift Register (Hitachi Semiconductor)
  • HD74AC195 - 4-bit Parallel-Access Shift Register (Hitachi Semiconductor)
  • HD74AC107 - Dual JK Flip-Flop (with Separate Clear and Clock) (Hitachi Semiconductor)
  • HD74AC112 - Dual JK Negative Edge-Triggered Flip-Flop (Hitachi Semiconductor)
  • HD74AC123A - Dual Retriggerable Resettable Multivibrator (Hitachi Semiconductor)
  • HD74AC125 - Quad Buffer/Line Driver with 3-State Output (Hitachi Semiconductor)
  • HD74AC126 - Quad Buffer/Line Driver with 3-State Output (Hitachi Semiconductor)
  • HD74AC138 - 1-of-8 Decoder/Demultiplexer (Hitachi Semiconductor)
  • HD74AC139 - Dual 1-of-4 Decoder/Demultiplexer (Hitachi Semiconductor)
  • HD74AC14 - Hex Inverter Schmitt Trigger (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74AC194 4-bit Bidirectional Unviersal Shift Register REJ03D0259–0200Z (Previous ADE-205-379 (Z)) Rev.2.00 Jul.16.2004 Description This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register. It features parallel inputs, parallel outputs, right shift and left shift serial inputs, operating mode control inputs, and a direct overriding clear line. The register has four destinct modes of operation: parallel (broadside) load, shift right (in the direction Q0 toward Q3); shift left; inhibit clock (do nothing). Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high.
Published: |