Datasheet4U Logo Datasheet4U.com

HD74HC139 - Dual 2-to-4-line Decoders/Demultiplexers

Description

The HD74HC139 contains two independent two-to-four-line decoders each with a single active low enable input (1G or 2G).

Data on the select inputs (1A and 1B or 2A and 2B) cause one of the four normally high outputs to go low.

Features

  • High Speed Operation: tpd (A, B to Y, 4 levels) = 14 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 V to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC139P DILP-16 pin PRDP0016AE-B (DP-16FV) P HD74HC139FPEL SOP-16 pin (JEITA).

📥 Download Datasheet

Datasheet preview – HD74HC139

Datasheet Details

Part number HD74HC139
Manufacturer Renesas
File Size 221.35 KB
Description Dual 2-to-4-line Decoders/Demultiplexers
Datasheet download datasheet HD74HC139 Datasheet
Additional preview pages of the HD74HC139 datasheet.

📁 Similar Datasheet

  • HD74HC139 - Dual 2-to-4-line Decoders/Demultiplexers (Hitachi Semiconductor)
  • HD74HC131 - 3-to-8-line Decoder/Demultiplexer (Hitachi Semiconductor)
  • HD74HC132 - Quad. 2-input NAND Schmitt Triggers (Hitachi Semiconductor)
  • HD74HC133 - 13-input NAND Gate (Hitachi Semiconductor)
  • HD74HC137 - 3-to-8-line Decoder/Demultiplexer (Hitachi Semiconductor)
  • HD74HC138 - 3-to-8-line Decoder/Demultiplexer (Hitachi Semiconductor)
  • HD74HC10 - Triple 3-input NAND Gates (Hitachi Semiconductor)
  • HD74HC107 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC108 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC109 - Dual J-K Flip-Flops (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC139 Dual 2-to-4-line Decoders/Demultiplexers REJ03D0571-0300 Rev.3.00 Mar 25, 2009 Description The HD74HC139 contains two independent two-to-four-line decoders each with a single active low enable input (1G or 2G). Data on the select inputs (1A and 1B or 2A and 2B) cause one of the four normally high outputs to go low.
Published: |