Datasheet4U Logo Datasheet4U.com

HD74HC195 - 4-bit Parallel-Access Shift Register

Description

This shift register

Features

  • parallel inputs, parallel outputs, J-K serial inputs, Shift/Load control input, and a direct overriding clear. This shift register can operate in two modes: Parallel load; shift from QA towards QD. Parallel loading is accomplished by applying the four bits of data, and taking the Shift/Load control Input low. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the clock input. During parallel loading, serial data flow is inhibited. Serial.

📥 Download Datasheet

Datasheet preview – HD74HC195

Datasheet Details

Part number HD74HC195
Manufacturer Renesas
File Size 181.42 KB
Description 4-bit Parallel-Access Shift Register
Datasheet download datasheet HD74HC195 Datasheet
Additional preview pages of the HD74HC195 datasheet.

📁 Similar Datasheet

  • HD74HC195 - 4-bit Parallel-Access Shift Register (Hitachi Semiconductor)
  • HD74HC190 - Synchronous Up/Down Decade/4-bit Binary Counter(Single Clock Line) (Hitachi Semiconductor)
  • HD74HC191 - Synchronous Up/Down Decade/4-bit Binary Counter(Single Clock Line) (Hitachi Semiconductor)
  • HD74HC192 - Synchronous Up/Down Decade/4-bit Binary Counter(Dual Clock Line) (Hitachi Semiconductor)
  • HD74HC193 - Synchronous Up/Down Decade/4-bit Binary Counter(Dual Clock Line) (Hitachi Semiconductor)
  • HD74HC194 - 4-bit Bidirectional Universal Shift Register (Hitachi Semiconductor)
  • HD74HC10 - Triple 3-input NAND Gates (Hitachi Semiconductor)
  • HD74HC107 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC108 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC109 - Dual J-K Flip-Flops (Hitachi Semiconductor)
Other Datasheets by Renesas
  • HD74HC190 - Synchronous Up/Down Decade Counter
  • HD74HC191 - Synchronous Up/Down 4-bit Binary Counter
  • HD74HC192 - Synchronous Up/Down Decade Counter
  • HD74HC193 - Synchronous Up/Down 4-bit Binary Counter
  • HD74HC194 - 4-bit Bidirectional Universal Shift Register
  • HD74HC10 - Triple 3-input NAND Gates
  • HD74HC107 - Dual J-K Flip-Flops
  • HD74HC108 - Dual J-K Flip-Flops

Full PDF Text Transcription

Click to expand full text
HD74HC195 4-bit Parallel-Access Shift Register REJ03D0590–0200 (Previous ADE-205-467) Rev.2.00 Jan 31, 2006 Description This shift register features parallel inputs, parallel outputs, J-K serial inputs, Shift/Load control input, and a direct overriding clear. This shift register can operate in two modes: Parallel load; shift from QA towards QD. Parallel loading is accomplished by applying the four bits of data, and taking the Shift/Load control Input low. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the clock input. During parallel loading, serial data flow is inhibited. Serial shifting occurs synchronously when the Shift/Load control input is high. Serial data for this mode is entered at the J-K inputs.
Published: |