Datasheet4U Logo Datasheet4U.com

HD74HC75 - Quad. Bistable Latches

Description

This latch is ideally suited for use as temporary storage for binary information processing, input/output, and indicator units.

Information present at the data (D) input is transferred to the Q output when the latch enable (LE) is high.

Features

  • High Speed Operation: tpd (D to Q) = 12.5 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC75P DIL.

📥 Download Datasheet

Datasheet preview – HD74HC75

Datasheet Details

Part number HD74HC75
Manufacturer Renesas
File Size 222.85 KB
Description Quad. Bistable Latches
Datasheet download datasheet HD74HC75 Datasheet
Additional preview pages of the HD74HC75 datasheet.

📁 Similar Datasheet

  • HD74HC75 - Quad. Bistable Latches (Hitachi Semiconductor)
  • HD74HC73 - Dual J-K Flip-Flops (with Clear) (Hitachi Semiconductor)
  • HD74HC74 - Dual D-type Flip-Flops (with Preset and Clear) (Hitachi Semiconductor)
  • HD74HC76 - Dual J-K Flip-Flops (with Preset and Clear) (Hitachi Semiconductor)
  • HD74HC77 - 4-bit Bistable Latch (Hitachi Semiconductor)
  • HD74HC78 - Dual J-K Flip-Flops (with Preset/ Common Clear and Common Clock) (Hitachi Semiconductor)
  • HD74HC00 - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74HC01 - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74HC02 - Quad. 2-input NOR Gates (Hitachi Semiconductor)
  • HD74HC04 - Hex Inverters (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC75 Quad. Bistable Latches REJ03D0550-0200 (Previous ADE-205-422) Rev.2.00 Oct 06, 2005 Description This latch is ideally suited for use as temporary storage for binary information processing, input/output, and indicator units. Information present at the data (D) input is transferred to the Q output when the latch enable (LE) is high. The Q output will follow the data input as long as the enable remains high. When the enable goes low, the information that was present at the data input at the time the transition occurred is retained at the Q output unit the enable is permitted to go high again. Features • High Speed Operation: tpd (D to Q) = 12.
Published: |