Datasheet4U Logo Datasheet4U.com

HD74HC85 - 4-bit Magnitude Comparator

Description

The HD74HC85 is designed for high speed comparison of two four bit words.

This circuit has eight comparison input, 4 for each word; three cascade inputs (A < B, A > B, A = B); and three decision outputs (A < B, A > B, A = B).

Features

  • High Speed Operation: tpd (Data Word Input to Output) = 20 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: V.

📥 Download Datasheet

Datasheet preview – HD74HC85

Datasheet Details

Part number HD74HC85
Manufacturer Renesas
File Size 221.69 KB
Description 4-bit Magnitude Comparator
Datasheet download datasheet HD74HC85 Datasheet
Additional preview pages of the HD74HC85 datasheet.

📁 Similar Datasheet

  • HD74HC85 - 4-Bit Magnitude Comparator (Hitachi Semiconductor)
  • HD74HC83 - 4-Bit Binary Full Adder (Hitachi Semiconductor)
  • HD74HC86 - Quad. 2-input Exclusive-OR Gates (Hitachi Semiconductor)
  • HD74HC00 - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74HC01 - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74HC02 - Quad. 2-input NOR Gates (Hitachi Semiconductor)
  • HD74HC04 - Hex Inverters (Hitachi Semiconductor)
  • HD74HC05 - Hex Inverters (Hitachi Semiconductor)
  • HD74HC08 - Quad. 2-input AND Gates (Hitachi Semiconductor)
  • HD74HC09 - Quad. 2-input AND Gates (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC85 4-bit Magnitude Comparator REJ03D0555-0200 (Previous ADE-205-427) Rev.2.00 Oct 06, 2005 Description The HD74HC85 is designed for high speed comparison of two four bit words. This circuit has eight comparison input, 4 for each word; three cascade inputs (A < B, A > B, A = B); and three decision outputs (A < B, A > B, A = B). The result of a comparison is indicated by a high level on one of the decision outputs. Thus it may be determined whether one word is “greater than,” “less than,” or “equal to” the other word. By connecting the outputs of the least significant stage to the cascade inputs of the next stage, words of greater than four bits can be compared.
Published: |