Datasheet4U Logo Datasheet4U.com

HD74LS125A - Quadruple Bus Buffer Gates

Features

  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS125AP DILP-14 pin PRDP0014AB-B (DP-14AV) P HD74LS125AFPEL SOP-14 pin (JEITA) PRSP0014DF-B (FP-14DAV) FP HD74LS125ARPEL SOP-14 pin (JEDEC) PRSP0014DE-A (FP-14DNV) RP Note: Please consult the sales office for the above package availability. Taping Abbreviation (Quantity).
  • EL (2,000 pcs/reel) EL (2,500 pcs/reel) Pin Arrangement 1C 1 1A 2 1Y 3 2C 4 2A 5 2Y 6 GND 7.

📥 Download Datasheet

Datasheet preview – HD74LS125A

Datasheet Details

Part number HD74LS125A
Manufacturer Renesas Electronics
File Size 134.48 KB
Description Quadruple Bus Buffer Gates
Datasheet download datasheet HD74LS125A Datasheet
Additional preview pages of the HD74LS125A datasheet.

📁 Similar Datasheet

  • HD74LS125A - Quadriple Bus Buffer Gates (Hitachi Semiconductor)
  • HD74LS12 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
  • HD74LS122 - Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
  • HD74LS123 - Dual Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
  • HD74LS10 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
  • HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
  • HD74LS109 - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
  • HD74LS109A - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
  • HD74LS11 - Triple 3-input Positive AND Gates (Hitachi Semiconductor)
  • HD74LS112 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
Other Datasheets by Renesas
  • HD74LS125AP - Quadruple Bus Buffer Gates
  • HD74LS12 - Triple 3-input Positive NAND Gates
  • HD74LS122 - Retriggerable Monostable Multivibrator
  • HD74LS122P - Retriggerable Monostable Multivibrator
  • HD74LS123 - Dual Retriggerable Monostable Multivibrators
  • HD74LS123P - Dual Retriggerable Monostable Multivibrators
  • HD74LS10 - Triple 3-Input Positive NAND Gates
  • HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops

Full PDF Text Transcription

Click to expand full text
HD74LS125A Quadruple Bus Buffer Gates (with three-state outputs) REJ03D0430–0200 Rev.2.00 Feb.18.2005 Features • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS125AP DILP-14 pin PRDP0014AB-B (DP-14AV) P HD74LS125AFPEL SOP-14 pin (JEITA) PRSP0014DF-B (FP-14DAV) FP HD74LS125ARPEL SOP-14 pin (JEDEC) PRSP0014DE-A (FP-14DNV) RP Note: Please consult the sales office for the above package availability.
Published: |