HD74LS125A - Quadruple Bus Buffer Gates

Renesas

Datasheet Details

Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS125AP DILP-14 pin PRDP0014AB-B (DP-14AV) P HD74LS125AFPEL SOP-14 pin (JEITA) PRSP0014DF-B (FP-14DAV) FP HD74LS125ARPEL SOP-14 pin (JEDEC) PRSP0014DE-A (FP-14DNV) RP Note: Please consult the sales office for the above package availability. Taping Abbreviation (Quantity).
EL (2,000 pcs/reel) EL (2,500 pcs/reel) Pin Arrangement 1C 1 1A 2 1Y 3 2C 4 2A 5 2Y 6 GND 7.

📁 HD74LS125A Similar Datasheet

HD74LS12 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
HD74LS122 - Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
HD74LS123 - Dual Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
HD74LS10 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS109 - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS109A - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS11 - Triple 3-input Positive AND Gates (Hitachi Semiconductor)

Other Datasheets by Renesas

Published: Dec 4, 2017 |