Datasheet4U Logo Datasheet4U.com

HD74LS136 - Quadruple 2-Input Exclusive-OR Gates

Features

  • Ordering Information Part Name Package Type HD74LS136FPEL SOP-14 pin (JEITA) Package Code (Previous Code) PRSP0014DF-B (FP-14DAV) Package Abbreviation FP Pin Arrangement REJ03D0433.
  • 0300 Rev.3.00 Jul.13.2005 Taping Abbreviation (Quantity) EL (2,000 pcs/reel) 1A 1 1B 2 1Y 3 2A 4 2B 5 2Y 6 GND 7 14 VCC 13 4B 12 4A 11 4Y 10 3B 9 3A 8 3Y (Top view) Function Table Note: A L L H H H ; high level, L ; low level, X ; irrelevant. Inputs B L H L H Output Y L H H L Rev.3.0.

📥 Download Datasheet

Datasheet preview – HD74LS136

Datasheet Details

Part number HD74LS136
Manufacturer Renesas
File Size 113.58 KB
Description Quadruple 2-Input Exclusive-OR Gates
Datasheet download datasheet HD74LS136 Datasheet
Additional preview pages of the HD74LS136 datasheet.

📁 Similar Datasheet

  • HD74LS136 - Quadruple 2-input Exclusive-OR Gates (Hitachi Semiconductor)
  • HD74LS13 - Dual 4-input Positive NAND Schmitt Triggers (Hitachi Semiconductor)
  • HD74LS132 - Quadruple 2-input Positive NAND Schmitt-triggers (Hitachi Semiconductor)
  • HD74LS138 - 3-Line-to-8-Line Decoders/Demultiplexers (Hitachi Semiconductor)
  • HD74LS138 - 3-Line-to-8-Line Decoders/Demultiplexers (Renesas Technology)
  • HD74LS138P - 3-Line-to-8-Line Decoders/Demultiplexers (Renesas Technology)
  • HD74LS139 - Dual 2-line-to-4-line Decoders/Demultiplexers (Hitachi Semiconductor)
  • HD74LS10 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
  • HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
  • HD74LS109 - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
Other Datasheets by Renesas
  • HD74LS132 - Quadruple 2-Input Positive NAND Schmitt-triggers
  • HD74LS132P - Quadruple 2-Input Positive NAND Schmitt-triggers
  • HD74LS139 - Dual 2-line-to-4-line Decoders/Demultiplexers
  • HD74LS139P - Dual 2-line-to-4-line Decoders/Demultiplexers
  • HD74LS10 - Triple 3-Input Positive NAND Gates
  • HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops
  • HD74LS107AP - Dual J-K Negative-edge-triggered Flip-Flops
  • HD74LS10P - Triple 3-Input Positive NAND Gates

Full PDF Text Transcription

Click to expand full text
HD74LS136 Quadruple 2-Input Exclusive-OR Gates (with open collector outputs) Features • Ordering Information Part Name Package Type HD74LS136FPEL SOP-14 pin (JEITA) Package Code (Previous Code) PRSP0014DF-B (FP-14DAV) Package Abbreviation FP Pin Arrangement REJ03D0433–0300 Rev.3.00 Jul.13.2005 Taping Abbreviation (Quantity) EL (2,000 pcs/reel) 1A 1 1B 2 1Y 3 2A 4 2B 5 2Y 6 GND 7 14 VCC 13 4B 12 4A 11 4Y 10 3B 9 3A 8 3Y (Top view) Function Table Note: A L L H H H ; high level, L ; low level, X ; irrelevant. Inputs B L H L H Output Y L H H L Rev.3.00, Jul.13.
Published: |