Download (Size : 212.04KB)
8-bit shift register.
gated clock inputs and an overriding clear input. The parallel-in or serial-in modes are established by the shift / load input. When high, this input enables the serial.
Image gallery
TAGS
Manufacturer
Related datasheet
HD74LS166AP
HD74LS160A
HD74LS160AP
HD74LS161A
HD74LS161AP
HD74LS162A
HD74LS163A
HD74LS163AP
HD74LS164
HD74LS164P
HD74LS165A
HD74LS165AP
HD74LS10