Datasheet4U Logo Datasheet4U.com

HD74LV374A - Octal Edge-Triggered D-type Flip-Flops

Description

The HD74LV374A has eight edge trigger D type flip flops with three state outputs in a 20 pin package.

Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input.

Features

  • VCC = 2.0 V to 5.5 V operation.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V).
  • All outputs VO.

📥 Download Datasheet

Datasheet preview – HD74LV374A

Datasheet Details

Part number HD74LV374A
Manufacturer Renesas
File Size 78.32 KB
Description Octal Edge-Triggered D-type Flip-Flops
Datasheet download datasheet HD74LV374A Datasheet
Additional preview pages of the HD74LV374A datasheet.

📁 Similar Datasheet

  • HD74LV374A - Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV373A - Octal D-type Transparent Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV32A - Quad. 2-input OR Gates (Hitachi Semiconductor)
  • HD74LV393A - Dual 4-bit Binary Counters (Hitachi Semiconductor)
  • HD74LV00A - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74LV02A - Quad. 2-input NOR Gates (Hitachi Semiconductor)
  • HD74LV04A - Hex Inverters (Hitachi Semiconductor)
  • HD74LV05A - Hex Inverters with Open Drain Outputs (Hitachi Semiconductor)
  • HD74LV06A - Hex Inverter Buffers / Drivers with Open Drain Outputs (Hitachi Semiconductor)
  • HD74LV07A - Hex Buffers / Drivers with Open Drain Outputs (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74LV374A Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs REJ03D0332–0200Z (Previous ADE-205-275 (Z)) Rev.2.00 Jun. 25, 2004 Description The HD74LV374A has eight edge trigger D type flip flops with three state outputs in a 20 pin package. Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input. When the clock input goes low, data at the D inputs will be retained at the outputs until clock input returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g.
Published: |