Datasheet4U Logo Datasheet4U.com

HD74LV74A - Dual D-type Flip Flops

Description

The HD74LV74A has independent data, preset, clear, and clock inputs Q and Q outputs in a 14 pin package.

The input data is transferred to the output at the rising edge of clock pulse CLK.

Features

  • VCC = 2.0 V to 5.5 V operation.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V).
  • All outputs VO (Max. ) = 5.5 V (@VCC = 0 V).
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C).
  • Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V).
  • Ordering Information Part Name Package Type Package Code Package Abbreviation HD74LV74AFPEL SOP.

📥 Download Datasheet

Datasheet preview – HD74LV74A

Datasheet Details

Part number HD74LV74A
Manufacturer Renesas
File Size 78.25 KB
Description Dual D-type Flip Flops
Datasheet download datasheet HD74LV74A Datasheet
Additional preview pages of the HD74LV74A datasheet.

📁 Similar Datasheet

  • HD74LV74A - Dual D-type Flip Flops with Preset and Clear (Hitachi Semiconductor)
  • HD74LV00A - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74LV02A - Quad. 2-input NOR Gates (Hitachi Semiconductor)
  • HD74LV04A - Hex Inverters (Hitachi Semiconductor)
  • HD74LV05A - Hex Inverters with Open Drain Outputs (Hitachi Semiconductor)
  • HD74LV06A - Hex Inverter Buffers / Drivers with Open Drain Outputs (Hitachi Semiconductor)
  • HD74LV07A - Hex Buffers / Drivers with Open Drain Outputs (Hitachi Semiconductor)
  • HD74LV08A - Quad. 2-input AND Gates (Hitachi Semiconductor)
  • HD74LV10A - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
  • HD74LV11A - Triple 3-input Positive AND Gates (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74LV74A Dual D–type Flip Flops with Preset and Clear REJ03D0312–0300Z (Previous ADE-205-244A (Z)) Rev.3.00 Jun. 02, 2004 Description The HD74LV74A has independent data, preset, clear, and clock inputs Q and Q outputs in a 14 pin package. The input data is transferred to the output at the rising edge of clock pulse CLK. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life. Features • VCC = 2.0 V to 5.5 V operation • All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) • All outputs VO (Max.) = 5.5 V (@VCC = 0 V) • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) • Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C) • Output current ±6 mA (@VCC = 3.0 V to 3.
Published: |