Datasheet4U Logo Datasheet4U.com

HD74LVC534 - Octal D-type Flip Flops

Description

The HD74LVC534 has eight edge trigger D type flip flops with three state outputs in a 20 pin package.

Data at the D inputs meeting set up requirements are transferred to the Q outputs on positive going transitions of the clock input.

Features

  • VCC = 2.0 V to 5.5 V.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V).
  • Typical VO.

📥 Download Datasheet

Datasheet preview – HD74LVC534

Datasheet Details

Part number HD74LVC534
Manufacturer Renesas
File Size 193.49 KB
Description Octal D-type Flip Flops
Datasheet download datasheet HD74LVC534 Datasheet
Additional preview pages of the HD74LVC534 datasheet.

📁 Similar Datasheet

  • HD74LVC534 - Octal D-type Flip Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC533 - Octal D-type Transparent Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC540A - Octal Buffers / Line Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC541A - Octal Buffers / Line Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC573A - Octal D-type Transparent Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC574A - Octal D-type Flip Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC00 - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74LVC02 - Quad. 2-input NOR Gates (Hitachi Semiconductor)
  • HD74LVC04 - Hex Inverters (Hitachi Semiconductor)
  • HD74LVC08 - Quad. 2-input AND Gates (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74LVC534 Octal D-type Flip Flops with 3-state Outputs REJ03D0357–0400Z (Previous ADE-205-071B (Z)) Rev.4.00 Jul. 27, 2004 Description The HD74LVC534 has eight edge trigger D type flip flops with three state outputs in a 20 pin package. Data at the D inputs meeting set up requirements are transferred to the Q outputs on positive going transitions of the clock input. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
Published: |