Datasheet4U Logo Datasheet4U.com

HD74LVC573A - Octal D-type Transparent Latches

Description

The HD74LVC573A has eight D type latches with three state outputs in a 20 pin package.

When the latch enable input is high, the Q outputs will follow the D inputs.

When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again.

Features

  • VCC = 2.0 V to 5.5 V.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V).
  • All outputs VOUT (Max. ) = 5.5 V (@VCC = 0 V or output off state).
  • Typ.

📥 Download Datasheet

Datasheet preview – HD74LVC573A

Datasheet Details

Part number HD74LVC573A
Manufacturer Renesas
File Size 189.02 KB
Description Octal D-type Transparent Latches
Datasheet download datasheet HD74LVC573A Datasheet
Additional preview pages of the HD74LVC573A datasheet.

📁 Similar Datasheet

  • HD74LVC573A - Octal D-type Transparent Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC574A - Octal D-type Flip Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC533 - Octal D-type Transparent Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC534 - Octal D-type Flip Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC540A - Octal Buffers / Line Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC541A - Octal Buffers / Line Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC00 - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74LVC02 - Quad. 2-input NOR Gates (Hitachi Semiconductor)
  • HD74LVC04 - Hex Inverters (Hitachi Semiconductor)
  • HD74LVC08 - Quad. 2-input AND Gates (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74LVC573A Octal D-type Transparent Latches with 3-state Outputs REJ03D0360–0400Z (Previous ADE-205-116B (Z)) Rev.4.00 Jul. 28, 2004 Description The HD74LVC573A has eight D type latches with three state outputs in a 20 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
Published: |