Datasheet4U Logo Datasheet4U.com

ICS98UAE877A Datasheet 1.5v Low-power Wide-range Frequency Clock Driver

Manufacturer: Renesas

Overview: DATASHEET 1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER ICS98UAE877A.

Datasheet Details

Part number ICS98UAE877A
Manufacturer Renesas
File Size 403.20 KB
Description 1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER
Datasheet ICS98UAE877A-Renesas.pdf

General Description

The PLL clock buffer, ICS98UAE877A, is designed for a VDDQ of 1.5V, an AVDD of 1.5V and differential data input and output levels.

ICS98UAE877A is a zero delay buffer that distributes a differential clock input pair (CLK_INT, CLK_INC) to ten differential pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock outputs (FB_OUTT, FBOUTC).

The clock outputs are controlled by the input clocks (CLK_INT, CLK_INC), the feedback clocks (FB_INT, FB_INC), the LVCMOS program pins (OE, OS) and the Analog Power input (AVDD).

Key Features

  • Low skew, low jitter PLL clock driver.
  • 1 to 10 differential clock distribution.
  • Feedback pins for input to output synchronization.
  • Spread Spectrum tolerant inputs.
  • Auto PD when input signal is at a certain logic state.
  • Available in 52-ball VFBGA and a 40-pin MLF.

ICS98UAE877A Distributor