Datasheet Details
| Part number | ICS98UAE877A |
|---|---|
| Manufacturer | Renesas |
| File Size | 403.20 KB |
| Description | 1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER |
| Datasheet | ICS98UAE877A-Renesas.pdf |
|
|
|
Overview: DATASHEET 1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER ICS98UAE877A.
| Part number | ICS98UAE877A |
|---|---|
| Manufacturer | Renesas |
| File Size | 403.20 KB |
| Description | 1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER |
| Datasheet | ICS98UAE877A-Renesas.pdf |
|
|
|
The PLL clock buffer, ICS98UAE877A, is designed for a VDDQ of 1.5V, an AVDD of 1.5V and differential data input and output levels.
ICS98UAE877A is a zero delay buffer that distributes a differential clock input pair (CLK_INT, CLK_INC) to ten differential pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock outputs (FB_OUTT, FBOUTC).
The clock outputs are controlled by the input clocks (CLK_INT, CLK_INC), the feedback clocks (FB_INT, FB_INC), the LVCMOS program pins (OE, OS) and the Analog Power input (AVDD).
| Part Number | Description |
|---|---|
| ICS98ULPA877A | 1.8V Low-Power Wide-Range Frequency Clock Driver |
| ICS9112-26 | Low Skew Output Buffer |
| ICS9112A-16 | Low Skew Output Buffer |
| ICS91305 | High Performance Communication Buffer |
| ICS91305I | High Performance Communication Buffer |
| ICS9169-01 | Frequency Generator and Integrated Buffers |
| ICS91718 | Clock Generator |
| ICS91720 | Clock Generator |
| ICS91730 | Clock Generator |
| ICS9173B | VIDEO GENLOCK PLL |