Datasheet4U Logo Datasheet4U.com

R5F2M131BDFP - MCU

This page provides the datasheet information for the R5F2M131BDFP, a member of the R5F2M131BNFP MCU family.

Description

CPU Central processing unit R8C CPU core Number of fundamental instructions: 89 Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 V to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 V to 5.5 V) Multiplier: 16 bits × 16 bits → 32 bits Multiply-

Features

  • The R8C/M13B Group of single-chip microcontrollers (MCUs) incorporates the R8C CPU core, which provides sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, the CPU core is capable of executing instructions at high speed. In addition, it features a multiplier for high-speed arithmetic processing. Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance. Integration of m.

📥 Download Datasheet

Datasheet preview – R5F2M131BDFP
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
Datasheet R8C/M13B Group RENESAS MCU R01DS0005EJ0200 Rev.2.00 Mar 19, 2012 1. Overview 1.1 Features The R8C/M13B Group of single-chip microcontrollers (MCUs) incorporates the R8C CPU core, which provides sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, the CPU core is capable of executing instructions at high speed. In addition, it features a multiplier for high-speed arithmetic processing. Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance. Integration of many peripheral functions on the same chip, including multifunction timer and serial interface, reduces the number of system components. The R8C/M13B Group includes data flash (1 KB × 2 blocks). 1.
Published: |