Datasheet4U Logo Datasheet4U.com

RC38612 - Radio Access Network Equipment Synchronizer

Description

The RC38612 Radio Access Network Equipment Synchronizer provides tools to manage timing references, clock sources and timing paths for IEEE 1588 / Precision Time Protocol (PTP), Synchronous Ethernet (SyncE), and CPRI based clocks.

Features

  • Six independent timing channels.
  • Each can act as a frequency synthesizer, jitter attenuator, Digitally Controlled Oscillator (DCO), or Digital Phase Lock Loop (DPLL).
  • Generates output frequencies that are independent of input frequencies via a Fractional Output Divider (FOD).
  • Each FOD supports output phase tuning with 1ps.
  • 12 differential / 24 LVCMOS outputs.
  • Any frequency from 0.5Hz to 1GHz (250MHz for LVCMOS).
  • Jitter below 150fs RMS (10kH.

📥 Download Datasheet

Datasheet preview – RC38612

Datasheet Details

Part number RC38612
Manufacturer Renesas
File Size 2.54 MB
Description Radio Access Network Equipment Synchronizer
Datasheet download datasheet RC38612 Datasheet
Additional preview pages of the RC38612 datasheet.

📁 Similar Datasheet

Other Datasheets by Renesas
  • RC38112 - Radio Synchronizer and Multi-Frequency Clock Synthesizer
  • RC38312 - Radio Synchronizer and Multi-Frequency Clock Synthesizer
  • RC31005B - VersaClock 7 Programmable Jitter Attenuator
  • RC31008A - VersaClock 7 Programmable Jitter Attenuator
  • RC31008B - VersaClock 7 Programmable Jitter Attenuator
  • RC31012A - VersaClock 7 Programmable Jitter Attenuator
  • RC31012B - VersaClock 7 Programmable Jitter Attenuator
  • RC32112A - FemtoClock Network Synchronizer / Jitter Attenuator and Clock Generator

Full PDF Text Transcription

Click to expand full text
Radio Access Network Equipment Synchronizer RC38612 Datasheet Overview The RC38612 Radio Access Network Equipment Synchronizer is a highly integrated multi-channel timing device that generates clocks for baseband or radio equipment. The RC38612 timing channels can lock to electrical clock references or they can be digitally controlled by an external clock servo algorithm. Features ▪ Six independent timing channels • Each can act as a frequency synthesizer, jitter attenuator, Digitally Controlled Oscillator (DCO), or Digital Phase Lock Loop (DPLL) • Generates output frequencies that are independent of input frequencies via a Fractional Output Divider (FOD) • Each FOD supports output phase tuning with 1ps ▪ 12 differential / 24 LVCMOS outputs • Any frequency from 0.
Published: |