Datasheet4U Logo Datasheet4U.com

M74HC113 - DUAL J-K FLIP FLOP WITH PRESET

Description

The M54/74HC113 is a high speed CMOS DUAL JK FLIP FLOP WITH PRESET fabricated in silicon gate C2MOS technology.

It has the same high speed performance of LSTTL combined with true CMOS low power consumption.

This circuit offers individual J, K, set, and clock inputs.

📥 Download Datasheet

Datasheet preview – M74HC113

Datasheet Details

Part number M74HC113
Manufacturer STMicroelectronics
File Size 247.83 KB
Description DUAL J-K FLIP FLOP WITH PRESET
Datasheet download datasheet M74HC113 Datasheet
Additional preview pages of the M74HC113 datasheet.

📁 Similar Datasheet

  • M74HC109 - DUAL J-K FLIP FLOP (STMicroelectronics)
  • M74HC123 - DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR (STMicroelectronics)
  • M74HC125 - QUAD BUS BUFFER (STMicroelectronics)
  • M74HC125 - 3-STATE Quad Buffers (Fairchild Semiconductor)
  • M74HC126 - Quad bus buffer (STMicroelectronics)
  • M74HC148 - 8 TO 3 LINE PRIORITY ENCODER (STMicroelectronics)
  • M74HC151 - 8-channel multiplexer (STMicroelectronics)
  • M74HC153 - DUAL 4-CHANNEL MULTIPLEXER (STMicroelectronics)
  • M74HC154 - 4 TO 16 LINE DECODER/DEMULTIPLEXER (STMicroelectronics)
  • M74HC155 - DUAL 2 TO 4 LINE DECODER 3 TO 8 LINE DECODER (STMicroelectronics)
Other Datasheets by ST Microelectronics

Full PDF Text Transcription

Click to expand full text
M54HC113 M74HC113 DUAL J-K FLIP FLOP WITH PRESET . . . . . . . . HIGH SPEED fMAX = 71 MHz (TYP.) at VCC = 5 V LOW POWER DISSIPATION ICC = 2 µA at TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE |IOH| = IOL = 4 mA (MIN.) BALANCED PROPAGATION DELAYS tPLH = tPHL WIDE OPERATING VOLTAGE RANGE VCC (OPR) = 2 V to 6 V PIN AND FUNCTION COMPATIBLE WITH 54/74LS113 B1R (Plastic Package) F1R (Ceramic Package) M1R (Micro Package) C1R (Chip Carrier) ORDER CODES : M54HC113F1R M74HC113M1R M74HC113B1R M74HC113C1R DESCRIPTION The M54/74HC113 is a high speed CMOS DUAL JK FLIP FLOP WITH PRESET fabricated in silicon gate C2MOS technology.
Published: |