SPC570S50E3 Description
.
SPC570S50E3 Key Features
- AEC-Q100 qualified
- High performance e200z0h dual core
- 32-bit Power Architecture technology CPU
- Core frequency as high as 80 MHz
- Single issue 4-stage pipeline in-order execution core
- Variable Length Encoding (VLE)
- Up to 544 KB (512 KB code + 32 KB data, suitable for EEPROM emulation) on-chip flash memory: supports read during progra
- Up to 48 KB on-chip general-purpose SRAM
- Multi-channel direct memory access controller (eDMA paired in lockstep) with 16 channels
- prehensive new generation ASILD safety concept