Datasheet4U Logo Datasheet4U.com

ST20TP2BX50S - Programmable Transport IC

Description

82 12 Clocks and low power controller

.

.

Features

  • s Enhanced 32-bit VL-RISC CPU 0 to 50 MHz processor clock fast integer/bit operations very high code density s 8 Kbytes on-chip SRAM 200 Mbytes/s maximum bandwidth s Programmable memory interface 4 separately configurable regions 8/16/32-bits wide support for mixed memory 2 cycle external access support for page mode DRAM support for MPEG decoders support for PCMCIA CA module s Serial communications OS-Link 2 Programmable UARTs (ASC) 2 Synchronous serial interfaces (I2C) s Vectored interrupt sub.

📥 Download Datasheet

Datasheet preview – ST20TP2BX50S

Datasheet Details

Part number ST20TP2BX50S
Manufacturer STMicroelectronics
File Size 1.08 MB
Description Programmable Transport IC
Datasheet download datasheet ST20TP2BX50S Datasheet
Additional preview pages of the ST20TP2BX50S datasheet.

📁 Similar Datasheet

  • ST20-27F2 - TVS (SHINDENGEN)
  • ST20-30F2 - TVS (SHINDENGEN)
  • ST20-33F2 - TVS (SHINDENGEN)
  • ST20-36F2 - TVS (SHINDENGEN)
  • ST20-47F2 - Power Zener Diode (SHINDENGEN)
  • ST2000GXH32 - Silicon N-Channel IEGT (Toshiba)
  • ST2001FX - HIGH VOLTAGE FAST-SWITCHING NPN POWER TRANSISTOR (STMicroelectronics)
  • ST200x - 2x5MM(RECTANGULAR TYPE)(GAP) LED LAMP (Semtech Corporation)
  • ST2010 - POWER TRANSFORMERS (apx)
  • ST2010 - LCD Monitor Service Manual (Dell)
Other Datasheets by ST Microelectronics
  • ST20-C1 - Instruction Set Reference Manual
  • ST20-GP1 - GPS PROCESSOR
  • ST20-GP6 - GPS PROCESSOR
  • ST20-JPI - PC PARALLEL PORT TO JTAG INTERFACE
  • ST20-PPI - PC PARALLEL PORT TO OS-LINK INTERFACE
  • ST20-SWC - C++ preprocessor for ST20 and T4/T8 transputers
  • ST2001HI - HIGH VOLTAGE FAST-SWITCHING NPN POWER TRANSISTOR
  • ST2009DHI - HIGH VOLTAGE FAST-SWITCHING NPN POWER TRANSISTOR

Full PDF Text Transcription

Click to expand full text
® PROGRAMMABLE TRANSPORT IC FOR DVB APPLICATIONS e FEATURES s Enhanced 32-bit VL-RISC CPU 0 to 50 MHz processor clock fast integer/bit operations very high code density s 8 Kbytes on-chip SRAM 200 Mbytes/s maximum bandwidth s Programmable memory interface 4 separately configurable regions 8/16/32-bits wide support for mixed memory 2 cycle external access support for page mode DRAM support for MPEG decoders support for PCMCIA CA module s Serial communications OS-Link 2 Programmable UARTs (ASC) 2 Synchronous serial interfaces (I2C) s Vectored interrupt subsystem Prioritized interrupts 8 levels of preemption 500 ns response time s DMA engines/interfaces 2 MPEG decoder DMAs 2 SmartCard interfaces Link IC DMA interface Section filter engine DVB descrambler DMA Block move DMA Teletext interface
Published: |