SK10E142 - 9-Bit Shift Register

Datasheet Summary

Description

The SK10E/100E142 is a 9-bit shift register, designed with byte-parity applications in mind.

The E142 performs serial/parallel in and serial/parallel out, shifting in one direction.

D8 accept parallel input data, while S-IN accepts serial input data.

Semtech Corporation

📥 Download Datasheet

Datasheet Details

Part number	SK10E142
Manufacturer	Semtech Corporation
File Size	112.82 KB
Description	9-Bit Shift Register
Datasheet	SK10E142 Datasheet
Additional preview pages of the SK10E142 datasheet.

📁 Similar Datasheet

SK100 - PNP Transistor (Teamasia)
SK100B - Bridge Rectifier (Semikron International)
SK100DA120D - NPN Power-Darlington (Semikron)
SK100DAL100D - NPN Power-Darlington (Semikron)
SK100DAL120D - NPN Power-Darlington (Semikron)
SK100DB060D - NPN Power-Darlington (Semikron)
SK100DB100D - NPN Power-Darlington (Semikron)
SK100DB120D - NPN Power-Darlington (Semikron)
SK100DBB07F3TD1p - IGBT (Semikron)
SK100DGDL066T - IGBT (Semikron International)

Other Datasheets by Semtech Corporation

SK10E111 - 1:9 Differential Clock Driver
SK10E116 - Quint Differential Line Receiver
SK10E131 - 4-Bit D Flip-Flop
SK10E151 - 6-Bit D Register
SK10E016 - 8-Bit Synchronous Binary Up Counter
SK10E016PJ - 8-Bit Synchronous Binary Up Counter
SK10E016PJT - 8-Bit Synchronous Binary Up Counter
SK10E445 - 4-Bit Serial/Parallel Converter

Full PDF Text Transcription

Click to expand full text

SK10/100E142 9-Bit Shift Register HIGH-PER.ORMANCE PRODUCTS Description The SK10E/100E142 is a 9-bit shift register, designed with byte-parity applications in mind. The E142 performs serial/parallel in and serial/parallel out, shifting in one direction. The nine inputs D0 – D8 accept parallel input data, while S-IN accepts serial input data. The Qn outputs do not need to be terminated for the shift operation to function. To minimize noise and power, any Q output not used should be left unterminated. The SEL (Select) input pin is used to switch between the two modes of operation – SHIFT and LOAD. The shift direction is from bit 0 to bit 8. Input data is accepted by the registers at set-up time before the posiitive going edge of CLK1 or CLK2.

Published: Apr 8, 2005 |