SI53115 Datasheet 15-OUTPUT PCIE GEN3 BUFFER/ ZERO DELAY BUFFER

Manufacturer: Silicon Laboratories

SI53115 15-output pcie gen3 buffer/ zero delay buffer by Silicon Laboratories - Datasheet Preview

Datasheet Details

Part number	SI53115
Manufacturer	Silicon Laboratories
File Size	1.25 MB
Description	15-OUTPUT PCIE GEN3 BUFFER/ ZERO DELAY BUFFER
Datasheet	SI53115 Datasheet

General Description

The Si53115 is a 15-output, low-power HCSL differential clock buffer that meets all of the performance requirements of the Intel DB1200ZL specification.

The device is optimized for distributing reference clocks for Intel® QuickPath Interconnect (Intel QPI), PCIe Gen 1/Gen 2/Gen 3/ Gen 4, SAS, SATA, and Intel Scalable Memory Interconnect (Intel SMI) applications.

The VCO of the device is optimized to support 100 MHz and 133 MHz operation.

Overview

Si53115 15-OUTPUT PCIE GEN3 BUFFER/ ZERO DELAY BUFFER.

Key Features

Fifteen 0.7 V low-power, push-.
Separate VDDIO for outputs pull HCSL PCIe Gen3 outputs.
PLL or bypass mode.
100 MHz /133 MHz PLL.
Spread spectrum tolerable.
operation, supports PCIe and QPI.
PLL bandwidth SW SMBUS programming overrides the latch.
1.05 to 3.3 V I/O supply voltage 50 ps output-to-output skew 50 ps cyc-cyc jitter (PLL mode) value from HW pin.
Low phase jitter (Intel QPI, PCIe.
9 selectable SMBUS addresses Gen 1/.

More Datasheets from Silicon Laboratories

Part Number	Description
SI53112	DB1200ZL 12-OUTPUT PCIE GEN 3 BUFFER
SI53119	19-OUTPUT PCIE GEN 3 BUFFER
SI531	CRYSTAL OSCILLATOR
SI53102-A1	FAN-OUT CLOCK BUFFER
SI53102-A2	FAN-OUT CLOCK BUFFER
SI53102-A3	FAN-OUT CLOCK BUFFER
SI53106	SIX-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER
SI53108	DB800ZL 8-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER
SI5315	SYNCHRONOUS ETHERNET/TELECOM JITTER ATTENUATING CLOCK MULTIPLIER
SI53152	FANOUT BUFFER