Datasheet4U Logo Datasheet4U.com

Si5365 - PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER

General Description

The Si5365 is a low-jitter, precision clock multiplier for high-speed communication systems, including SONET OC-48/OC-192, Ethernet, and Fibre Channel, in which the application requires clock multiplication without jitter attenuation.

Key Features

  • Not recommended for new.
  • Five clock outputs with selectable designs. For alternatives, see the signal format (LVPECL, LVDS, Si533x family of products. CML, CMOS).
  • Selectable output frequencies.
  • Support for ITU G.709 FEC ratios ranging from 19.44 to 1050 MHz (255/238, 255/237, 255/236).
  • Low jitter clock outputs w/jitter.
  • LOS alarm outputs generation as low as 0.6 ps rms.
  • Pin-programmable settings (50 kHz.
  • 80 MHz).
  • On-chip voltage regulator.

📥 Download Datasheet

Datasheet Details

Part number Si5365
Manufacturer Skyworks
File Size 1.08 MB
Description PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER
Datasheet download datasheet Si5365 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
Si5365 PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER Silicon Labs
SI536 (SI535 / SI536) ULTRA LOW JITTER CRYSTAL OSCILLATOR Silicon Labs
Si5364 SONET/SDH PRECISION PORT CARD CLOCK IC Silicon Laboratories
Si5366 PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR Silicon Labs
Si5367 uP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER Silicon Labs

Other Datasheets by Skyworks

Part Number Description
Si5361 Any-Output Jitter Attenuator/Clock Multiplier
Si5362 Any-Output Jitter Attenuator/Clock Multiplier
Si5363 Any-Output Jitter Attenuator/Clock Multiplier
Si530 CRYSTAL OSCILLATOR
Si53019-A01A 19-OUTPUT PCIE GEN 3 BUFFER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Si5365 PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER Features  Not recommended for new  Five clock outputs with selectable designs. For alternatives, see the signal format (LVPECL, LVDS, Si533x family of products. CML, CMOS)  Selectable output frequencies  Support for ITU G.709 FEC ratios ranging from 19.44 to 1050 MHz (255/238, 255/237, 255/236)  Low jitter clock outputs w/jitter  LOS alarm outputs generation as low as 0.6 ps rms  Pin-programmable settings (50 kHz–80 MHz)  On-chip voltage regulator for  Integrated loop filter with 1.8 ±5%, 2.5 V ±10%, or selectable loop bandwidth 3.3 V ±10% operation (150 kHz to 1.