Datasheet4U Logo Datasheet4U.com

THC63LVD104S - 112MHz 30Bits Color LVDS Receiver

Description

The THC63LVD104S receiver is designed to support pixel data transmission between Host and Flat Panel Display from NTSC up to SXGA resolutions.

Features

  • Wide dot clock range: 8-112MHz suited for NTSC, VGA, SVGA, XGA, and SXGA.
  • PLL requires no external components 50% output clock duty cycle TTL clock edge and position programmable(3 step) Power down mode Low power single 2.5V CMOS design TQFP 64pin Pin compatible with THC63LVD104A Fail-safe for Open CLK Input DataSheet4U. com DataShee Block Diagram LVDS INPUT SERIAL TO.

📥 Download Datasheet

Datasheet preview – THC63LVD104S

Datasheet Details

Part number THC63LVD104S
Manufacturer THine Electronics
File Size 357.46 KB
Description 112MHz 30Bits Color LVDS Receiver
Datasheet download datasheet THC63LVD104S Datasheet
Additional preview pages of the THC63LVD104S datasheet.
Other Datasheets by THine Electronics

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com THC63LVD104S Rev.1.0 THC63LVD104S 112MHz 30Bits Color LVDS Receiver General Description The THC63LVD104S receiver is designed to support pixel data transmission between Host and Flat Panel Display from NTSC up to SXGA resolutions. The THC63LVD104S converts the LVDS data streams back into 35bits of CMOS/TTL data with rising edge or falling edge clock for convenient with a variety of LCD panel controllers.At a transmit clock frequency of 112MHz, 30bits of RGB data and 5bits of timing and control data (HSYNC,VSYNC,DE,CNTL1,CNTL2) are transmitted at an effective rate of 784Mbps per LVDS channel.Using a 112MHz clock, the data throughput is 490Mbytes per second.
Published: |