TC358765XBG
Key Features
- Clock Source LVDS pixel clock source is either from external
- Digital Input/Output Signals All Digital Input signals are 3.3V tolerant All Digital Output signals can output ranging from
- Power supply MIPI® DSI D-PHY: 1.2 V
- Power Consumption Power –down mode is achieved by
- Drive DSI Data Lanes to LP00 state
