Datasheet4U Logo Datasheet4U.com

TC554161TRL-70L - SILICON GATE CMOS STATIC RAM

Download the TC554161TRL-70L datasheet PDF. This datasheet also covers the TC554161FTL-70L variant, as both devices belong to the same silicon gate cmos static ram family and are provided as variant models within a single manufacturer datasheet.

General Description

The TC554161 FTUfRL is a 4,194,304 bit CMOS static random access memory organized as 262,144 words by 16 bits and operated from a single 5V power supply.

Key Features

  • with an operating current of 10mNMHz (typ. ) and a minimum cycle time of 70ns. When CE is a logical high, the device is placed in a low power standby mode in which the standby current is 601-!A (max. ). The TC554161 FTUfRL has two control inputs. A chip enable input (CE) allows for device selection and data retention control, while an output enable input (OE) provides fast memory access. Byte access is supported by upper and lower byte controls. The TC554161 FTUfRL is suitable for use in microproc.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC554161FTL-70L-Toshiba.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TOSHIBA 1l:554161F1nLJ1]{L-70L/85L/I0L SILICON GATE CMOS PRELIMINARY 262,144 WORD x 16 BIT STATIC RAM Description The TC554161 FTUfRL is a 4,194,304 bit CMOS static random access memory organized as 262,144 words by 16 bits and operated from a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 10mNMHz (typ.) and a minimum cycle time of 70ns. When CE is a logical high, the device is placed in a low power standby mode in which the standby current is 601-!A (max.). The TC554161 FTUfRL has two control inputs. A chip enable input (CE) allows for device selection and data retention control, while an output enable input (OE) provides fast memory access. Byte access is supported by upper and lower byte controls.