Datasheet4U Logo Datasheet4U.com

TC74AC08FT - Quad 2-Input AND Gate

Datasheet Summary

Description

2.

The TC74AC08FT is an advanced high speed CMOS 2-INPUT AND GATE fabricated with silicon gate and doublelayer metal wiring C2MOS technology.

Features

  • (1) Wide operating temperature : Topr = -40 to 125  (Note 1) (2) High speed: tpd = 3.4 ns (typ. ) (VCC = 5.0 V) (3) Low power dissipation: ICC = 4.0 µA (max) (Ta = 25 ) (4) High noise immunity: VNIH = VNIL = 28 % VCC (min) (5) Output current: |IOH|/IOL = 24 mA (min) (VCC = 4.5 V) (6) Balanced propagation delays: tPLH ≈ tPHL (7) Wide operating voltage range: VCC(opr) = 2.0 V to 5.5 V (8) Pin and function compatible with 74P08. Note 1: Operating Range spec of Topr = -40  to 125  is applicable o.

📥 Download Datasheet

Datasheet preview – TC74AC08FT

Datasheet Details

Part number TC74AC08FT
Manufacturer Toshiba
File Size 165.60 KB
Description Quad 2-Input AND Gate
Datasheet download datasheet TC74AC08FT Datasheet
Additional preview pages of the TC74AC08FT datasheet.

📁 Similar Datasheet

  • TC74AC00FN - QUAD 2 - INPUT NAND GATE (Toshiba Semiconductor)
  • TC74AC02F - Quad 2-Input NOR Gate (Toshiba Semiconductor)
  • TC74AC02P - Quad 2-Input NOR Gate (Toshiba Semiconductor)
  • TC74AC04F - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC04P - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC05F - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC05FN - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC05P - HEX INVERTER (Toshiba Semiconductor)
  • TC74AC10F - Triple 3-Input NAND Gate (Toshiba Semiconductor)
  • TC74AC10FN - Triple 3-Input NAND Gate (Toshiba Semiconductor)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
CMOS Digital Integrated Circuits Silicon Monolithic TC74AC08FT TC74AC08FT 1. Functional Description • Quad 2-Input AND Gate 2. General The TC74AC08FT is an advanced high speed CMOS 2-INPUT AND GATE fabricated with silicon gate and doublelayer metal wiring C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 2 stages including buffer output, which provide high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3. Features (1) Wide operating temperature : Topr = -40 to 125  (Note 1) (2) High speed: tpd = 3.4 ns (typ.) (VCC = 5.0 V) (3) Low power dissipation: ICC = 4.
Published: |