Datasheet Details
| Part number | TH58TEG7DCJTAK0 |
|---|---|
| Manufacturer | Toshiba |
| File Size | 247.93 KB |
| Description | NAND memory Toggle DDR1.0 |
| Datasheet | TH58TEG7DCJTAK0 TC58TEG Datasheet (PDF) |
|
|
|
Overview: TOSHIBA CONFIDENTIAL Tx58TEGxDCJTAx0 TOSHIBA NAND memory Toggle DDR1.0 Technical Data Sheet Rev. 0.3 2012 – 04 – 10 TOSHIBA Semiconductor & Storage Products Memory Division TC58TEG6DCJTA00 / TC58TEG6DCJTAI0 TH58TEG7DCJTA20 / TH58TEG7DCJTAK0 TH58TEG8DCJTA20 / TH58TEG8DCJTAK0 0 TENTATIVE 2012-04-10C 1. INTRODUCTION TOSHIBA CONFIDENTIAL Tx58TEGxDCJTAx0 1.1.
This datasheet includes multiple variants, all published together in a single manufacturer document.
| Part number | TH58TEG7DCJTAK0 |
|---|---|
| Manufacturer | Toshiba |
| File Size | 247.93 KB |
| Description | NAND memory Toggle DDR1.0 |
| Datasheet | TH58TEG7DCJTAK0 TC58TEG Datasheet (PDF) |
|
|
|
Toggle DDR is a NAND interface for high performance applications which support data read and write operations using bidirectional DQS.
Toggle DDR NAND has implemented ’Double Data Rate’ without a clock.
It is patible with functions and mand which have been supported in conventional type NAND(i.e.
| Part Number | Description |
|---|---|
| TH58TEG7DCJTA20 | NAND memory Toggle DDR1.0 |
| TH58TEG7DDKTA20 | NAND memory Toggle DDR1.0 |
| TH58TEG7DDKTAK0 | NAND memory Toggle DDR1.0 |
| TH58TEG8DCJTA20 | NAND memory Toggle DDR1.0 |
| TH58TEG8DCJTAK0 | NAND memory Toggle DDR1.0 |
| TH58TEG8DDKTA20 | NAND memory Toggle DDR1.0 |
| TH58TEG8DDKTAK0 | NAND memory Toggle DDR1.0 |
| TH58BVG2S3HBAI4 | 4-GBIT (512M x 8-BIT) CMOS NAND E2PROM |
| TH58BVG3S0HBAI4 | 8 GBIT (1G x 8 BIT) CMOS NAND E2PROM |
| TH58BVG3S0HBAI6 | 8G-BIT (1G x 8 BIT) CMOS NAND E2PROM |