UM6104 - 1K x 4 CMOS SRAM

UMC

General Description

The UM6104 is a 1024x4 fu IIy stat ic CMOS.

RAM.

The device utilizes synchronous circuitry to achieve performance and low power operation.

Key Features

Single + 5V power supply.
Low power standby.
Low power operation.
Fast Access time , 120/150/200/250 ns max.
Data retention.
. . . . . 2.0V min.
Three-state outputs.
On-chip address register.
Synchronous circuitry.
Standard 18 pin DIP package.
TTL compatible input/output General.

📥 Download Datasheet

UM6104 1k x 4 cmos sram by UMC - Datasheet Preview

Datasheet Details

Part number	UM6104
Manufacturer	UMC
File Size	157.45 KB
Description	1K x 4 CMOS SRAM
Datasheet	UM6104 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
UM610	CONSTANT VOLTAGE AND CONSTANT CURRENT CONTROLLER	UTC
UM611	DOUBLE CONSTANT VOLTAGE CONTROLLERS	UTC
UM611	15 Watt DC-DC Converters	ETC
UM612	15 Watt DC-DC Converters	Universal Microelectronic
UM612	15 Watt DC-DC Converters	ETC

Other Datasheets by UMC

Part Number	Description
UM6104-1	1K x 4 CMOS SRAM
UM6114	1K x 4 CMOS SRAM
UM6116	(UM6114) 1k x 4 CMOS SRAM
UM6116-2	2K x 8 High Speed CMOS SRAM
UM6116-25	(UM6116-35 / UM6116-45) 2k x 8 High Speed CMOS SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

(l)UMC ============ UM6104 1K x 4 CMOS SRAM Features • Single + 5V power supply • Low power standby • Low power operation • Fast Access time ........ , 120/150/200/250 ns max. • Data retention . . . . . . . . . . . . . . . . . . .. 2.0V min. • Three-state outputs • On-chip address register • Synchronous circuitry • Standard 18 pin DIP package • TTL compatible input/output General Description The UM6104 is a 1024x4 fu IIy stat ic CMOS. RAM. The device utilizes synchronous circuitry to achieve performance and low power operation. Pin Configuration Block Diagram On chip latches are provided for the addresses allowing efficient interfacing with microprocessor systems. The data output can be forced to a high impedance state for use in expanded memory systems.