Datasheet4U Logo Datasheet4U.com
Xilinx (now AMD) logo

XC2S100 Datasheet

Manufacturer: Xilinx (now AMD)
XC2S100 datasheet preview

XC2S100 Details

Part number XC2S100
Datasheet XC2S100 / XC2S15 Datasheet PDF (Download)
File Size 0.97 MB
Manufacturer Xilinx (now AMD)
Description Spartan-II FPGA
XC2S100 page 2 XC2S100 page 3

XC2S100 Overview

DS001-2 (v2.9) March 12, 2021 Architectural Description - Spartan-II Array - Input/Output Block - Configurable Logic Block - Block RAM - Clock Distribution: Delay-Locked Loop - Boundary Scan Development System Configuration - Configuration Timing Design Considerations Module 3: DC and Switching Characteristics DS001-3 (v2.9) March 12, 2021 DC Specifications - Ratings - Remended Operating Conditions - DC...

XC2S100 Key Features

  • General Overview
  • Product Availability
  • User I/O Chart
  • Ordering Information
  • Architectural Description
  • Spartan-II Array
  • Input/Output Block
  • Configurable Logic Block
  • Block RAM
  • Clock Distribution: Delay-Locked Loop

XC2S100 Distributor

More datasheets by Xilinx (now AMD)

See all Xilinx (now AMD) parts

Datasheet4U Logo
Since 2006. D4U Semicon. About Datasheet4U Contact Us Privacy Policy Purchase of parts