* 15 ns pin-to-pin logic delays on all pins * fCNT to 95 MHz * 288 macrocells with 6,400 usable gates * Up to 166 user I/O pins * 5V in-system program.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy