XC9500XL High-Performance CPLD

Xilinx

Description

k 0 R XC9500XL High-Performance CPLD Family Data Sheet DS054 (v2.5) May 22, 2009 0 0 Product Specification .
Each XC9500XL device is a subsystem consisting of multiple Function Blocks (FBs) and I/O Blocks (IOBs) fully interconnected by the FastCONNECT II swit.

📥 Download Datasheet

XC9500XL Datasheet Preview — Preview of XC9500XL PDF

Datasheet Specifications

Part number: XC9500XL
Manufacturer: Xilinx
File Size: 214.10 KB
Datasheet: XC9500XL-Xilinx.pdf
Description: High-Performance CPLD

Features

* Optimized for high-performance 3.3V systems - 5 ns pin-to-pin logic delays, with internal system frequency up to 208 MHz - Small footprint packages including VQFPs, TQFPs and CSPs (Chip Scale Package) - Pb-free available for all packages - Lower power operation - 5V tolerant I/O pins accep

Applications

* in leading-edge communications and computing systems, where high device reliability and low power dissipation is important. Each XC9500XL device supports in-system programming (ISP) and the full IEEE Std 1149.1 (JTAG) boundary-scan, allowing superior debug and design iteration capability for small f

XC9500XL Distributors

📁 Related Datasheet

XC9501 XC9502 XC9503 XC9504 XC9505 XC9508

📌 All Tags

XC9500XL High-Performance CPLD Xilinx

Xilinx XC9500XL-like datasheet