Datasheet4U Logo Datasheet4U.com

XC95216 - XC95216 In-System Programmable CPLD

Datasheet Summary

Description

The XC95216 is a high-performance CPLD providing advanced in-system programming and test capabilities for general purpose logic integration.

It is comprised of twelve 36V18 Function Blocks, providing 4,800 usable gates with propagation delays of 10 ns.

See Figure 2 for the architecture overview.

Features

  • 10 ns pin-to-pin logic delays on all pins fCNT to 111 MHz 216 macrocells with 4800 usable gates Up to 166 user I/O pins 5 V in-system programmable - Endurance of 10,000 program/erase cycles - Program/erase over full commercial voltage and temperature range Enhanced pin-locking architecture Flexible 36V18 Function Block - 90 product terms drive any or all of 18 macrocells within Function Block - Global and product term clocks, output enables, set.

📥 Download Datasheet

Datasheet preview – XC95216

Datasheet Details

Part number XC95216
Manufacturer Xilinx
File Size 65.18 KB
Description XC95216 In-System Programmable CPLD
Datasheet download datasheet XC95216 Datasheet
Additional preview pages of the XC95216 datasheet.

📁 Similar Datasheet

  • XC95 - 2ch. Step-up / down DC/DC Controller ICs (Torex Semiconductor)
  • XC9501 - 2ch. Step-up DC/DC Controller (Torex Semiconductor)
  • XC9502 - 2ch. Step-up / down DC/DC Controller ICs (Torex Semiconductor)
  • XC9503 - 2ch Step-down DC/DC Controller (Torex Semiconductor)
  • XC9504 - Step-up / Inverting DC/DC Controller (Torex Semiconductor)
  • XC9505 - Step-up / Inverting DC/DC Controller (Torex Semiconductor)
  • XC9508 - Synchronous Step-Down DC/DC Converter (Torex Semiconductor)
  • XC9509 - Synchronous Step-Down DC/DC Converter (Torex Semiconductor)
  • XC9510 - Synchronous Step-Down DC/DC Converter (Torex Semiconductor)
  • XC9511 - Synchronous Step-Down DC/DC Converter (Torex Semiconductor)
Other Datasheets by Xilinx

Full PDF Text Transcription

Click to expand full text
1  XC95216 In-System Programmable CPLD 1 0* August 21, 2001 (Version 3.1) Product Specification Features • • • • • 10 ns pin-to-pin logic delays on all pins fCNT to 111 MHz 216 macrocells with 4800 usable gates Up to 166 user I/O pins 5 V in-system programmable - Endurance of 10,000 program/erase cycles - Program/erase over full commercial voltage and temperature range Enhanced pin-locking architecture Flexible 36V18 Function Block - 90 product terms drive any or all of 18 macrocells within Function Block - Global and product term clocks, output enables, set and reset signals Extensive IEEE Std 1149.
Published: |