Datasheet4U Logo Datasheet4U.com

XC95288XL - High Performance CPLD

Key Features

  • 6 ns pin-to-pin logic delays.
  • System frequency up to 208 MHz.
  • 288 macrocells with 6,400 usable gates.
  • Available in small footprint packages - 144-pin TQFP (117 user I/O pins) - 208-pin PQFP (168 user I/O pins) - 256-pin BGA (192 user I/O pins) - 256-pin FBGA (192 user I/O pins) - 280-pin CSP (192 user I/O pins) - Pb-free available for all packages.
  • Optimized for high-performance 3.3V systems - Low power operation - 5V tolerant I/O pins accept 5V, 3.3.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
0 R XC95288XL High Performance CPLD DS055 (v2.1 April 3, 2007 05 Features • 6 ns pin-to-pin logic delays • System frequency up to 208 MHz • 288 macrocells with 6,400 usable gates • Available in small footprint packages - 144-pin TQFP (117 user I/O pins) - 208-pin PQFP (168 user I/O pins) - 256-pin BGA (192 user I/O pins) - 256-pin FBGA (192 user I/O pins) - 280-pin CSP (192 user I/O pins) - Pb-free available for all packages • Optimized for high-performance 3.3V systems - Low power operation - 5V tolerant I/O pins accept 5V, 3.3V, and 2.5V signals - 3.3V or 2.5V output capability - Advanced 0.