* 7.5 ns pin-to-pin logic delays on all pins * fCNT to 125 MHz * 72 macrocells with 1,600 usable gates * Up to 72 user I/O pins * 5V in-system program.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download