900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






Zarlink Semiconductor

ZL50418 Datasheet Preview

ZL50418 Datasheet

Managed 16-Port 10/100 M + 2-Port 1 G Ethernet Switch

No Preview Available !

ZL50418
Managed 16-Port 10/100 M + 2-Port 1 G
Ethernet Switch
Data Sheet
Features
• Integrated Single-Chip 10/100/1000 Mbps
Ethernet Switch
• 16 10/100 Mbps Autosensing, Fast Ethernet
Ports with RMII or Serial Interface (7WS). Each
port can independently use one of the two
interfaces
• 2 Gigabit Ports with GMII, PCS and 10/100
interface options per port
• Gigabit port supports hot swap in managed
www.DataSchoenefti4gUu.rcaotmion.
• Supports 8/16-bit CPU interface in managed
mode
• Serial interface in unmanaged mode
• Supports two Frame Buffer Memory domains
with SRAM at 100 MHz
• Supports memory size 2 MB, or 4 MB
• Two SRAM domains (2 MB or 4 MB) are
required
• Applies centralized shared memory architecture
• Up to 64 K MAC addresses
• Maximum throughput is 3.6 Gbps non-blocking
• High performance packet forwarding (10.712 M
packets per second) at full wire speed
February 2004
Ordering Information
ZL50418/GKC 553-pin HSBGA
-40°C to +85°C
• Provides port based and ID tagged VLAN support
(IEEE 802.1Q), up to 255 VLANs
• Supports IP Multicast with IGMP snooping
• Supports spanning tree with CPU, on per port or
per VLAN basis
• Packet Filtering and Port Security
• Static address filtering for source and/or
destination MAC
• Static MAC address not subject to aging
• Secure mode freezes MAC address learning.
Each port may independently use this mode.
• Full Duplex Ethernet IEEE 802.3x Flow Control
• Backpressure flow control for Half Duplex ports
• Supports Ethernet multicasting and broadcasting
and flooding control
• Supports per-system option to enable flow control
for best effort frames even on QoS-enabled ports
Frame Data Buffer A
SRAM (1 M / 2 M)
Frame Data Buffer B
SRAM (1 M / 2 M)
FDB Interface
FCB
Frame Engine
Search
Engine
LED
MCT
Link
16 x 10 /100
RMII
Ports 0 - 15
GMII/
PCS
Port
0
GMII/
PCS
Port
1
Management
Module
16-bit
Parallel/
Serial
CPU
Figure 1 - ZL50418 System Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2004, Zarlink Semiconductor Inc. All Rights Reserved.




Zarlink Semiconductor

ZL50418 Datasheet Preview

ZL50418 Datasheet

Managed 16-Port 10/100 M + 2-Port 1 G Ethernet Switch

No Preview Available !

ZL50418
Data Sheet
• Traffic Classification
• 4 transmission priorities for Fast Ethernet ports with 2 dropping levels
• Classification based on:
- Port based priority
- VLAN Priority field in VLAN tagged frame
- DS/TOS field in IP packet
- UDP/TCP logical ports: 8 hard-wired and 8 programmable ports, including one programmable range
• The precedence of the above classifications is programmable
• QoS Support
• Supports IEEE 802.1p/Q Quality of Service with 4 transmission priority queues with delay bounded, strict
priority, and WFQ service disciplines
• Provides 2 levels of dropping precedence with WRED mechanism
• User controls the WRED thresholds
• Buffer management: per class and per port buffer reservations
www.DataShePeot4rtU-.bcaosmed priority: VLAN priority in a tagged frame can be overwritten by the priority of Port VLAN ID
• 3 port trunking groups, one for the 2 Gigabit ports, and two groups for 10/100 ports, with up to 4 10/100
ports per group. Or 8 groups for 10/100 ports with up to 2 10/100 ports per group
• Load sharing among trunked ports can be based on source MAC and/or destination MAC. The Gigabit
trunking group has one more option, based on source port
• Port Mirroring to any two ports of 0-15 in managed mode or to a dedicated mirroring port in unmanaged
mode
• Full set of LED signals provided by a serial interface, or 6 LED signals dedicated to Gigabit port status only
(without serial interface)
• Built-in MIB statistics counters
• Recognizes Simple Bandwidth Management (SBM) and Resource Reservation Potocol (RSVP) packets and
forwards to CPU
• Hardware auto-negotiation through serial management interface (MDIO) for Ethernet ports
• Built-in reset logic triggered by system malfunction
• Built-in self test for internal and external SRAM
• I2C EEPROM for configuration
• 553 BGA package
2
Zarlink Semiconductor Inc.


Part Number ZL50418
Description Managed 16-Port 10/100 M + 2-Port 1 G Ethernet Switch
Maker Zarlink Semiconductor
PDF Download

ZL50418 Datasheet PDF






Similar Datasheet

1 ZL50410 Managed 8-Port 10/100M 1-Port 10/100/1000M Ethernet Switch
Zarlink Semiconductor
2 ZL50411 Managed 9FE Layer-2 Ethernet Switch
Zarlink Semiconductor
3 ZL50418 Managed 16-Port 10/100 M + 2-Port 1 G Ethernet Switch
Zarlink Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy