Datasheet4U Logo Datasheet4U.com

74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP

74F112 Description

SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET SDFS048A * D2932, MARCH 1987 * REVISED OCTOBER 1993 The SN74F112 contains two independent J-K negative-edge-triggered flip-flops.

📥 Download Datasheet

Preview of 74F112 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • 74F11 - Triple 3-Input AND Gate (National Semiconductor)
  • 74F113 - Dual J-K negative edge-triggered flip-flops (NXP)
  • 74F114 - Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)
  • 74F10 - Triple 3-input NAND gate (NXP)
  • 74F1056 - 8-Bit Schottky Barrier Diode Array (Fairchild Semiconductor)
  • 74F1071 - 18-Bit Undershoot/Overshoot Clamp (Fairchild Semiconductor)
  • 74F109 - Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)
  • 74F1240 - Octal inverter buffer (NXP)

📌 All Tags

Texas Instruments 74F112-like datasheet