Datasheet4U Logo Datasheet4U.com

74F112 - Dual JK Negative Edge-Triggered Flip-Flop

General Description

The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs.

Synchronous state changes are initiated by the falling edge of the clock.

Triggering occurs at a voltage level of the clock and is not directly related to the transition time.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F112 Dual J-K negative edge-triggered flip-flop NXP
74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP Texas Instruments
74F11 Triple 3-Input AND Gate National Semiconductor
74F11 Triple 3-input NAND gate NXP
74F11 Triple 3-Input AND Gate Texas Instruments

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74F11 Triple 3-Input AND Gate
74F113 Dual JK Negative Edge-Triggered Flip-Flop
74F114 Dual JK Negative Edge-Triggered Flip-Flop
74F10 Triple 3-Input NAND Gate
74F1056 8-Bit Schottky Barrier Diode Array

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74F112 Dual JK Negative Edge-Triggered Flip-Flop April 1988 Revised July 1999 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on SD or CD prevents clocking and forces Q or Q HIGH, respectively. Simultaneous LOW signals on SD and CD force both Q and Q HIGH.