900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






etcTI

CD54HC4015 Datasheet Preview

CD54HC4015 Datasheet

Dual 4-Stage Static Shift Register

No Preview Available !

CD54HC4015, CD74HC4015
Data sheet acquired from Harris Semiconductor
SCHS198C
November 1997 - Revised May 2003
High Speed CMOS Logic
Dual 4-Stage Static Shift Register
[ /Title
(CD74
HC401
5)
/Sub-
ject
(High
Speed
CMOS
Logic
Dual
4-
Features
Description
• Maximum Frequency, Typically 60MHz
CL = 15pF, VCC = 5V, TA = 25oC
• Positive-Edge Clocking
• Overriding Reset
• Buffered Inputs and Outputs
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55oC to 125oC
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC
at VCC = 5V
The ’HC4015 consists of two identical, independent, 4-stage
serial-input/parallel-output registers. Each register has
independent Clock (CP) and Reset (MR) inputs as well as a
single serial Data input. “Q” outputs are available from each
of the four stages on both registers. All register stages are D-
type, master-slave flip-flops. The logic level present at the
Data input is transferred into the first register stage and
shifted over one stage at each positive- going clock
transition. Resetting of all stages is accomplished by a high
level on the reset line.
The device can drive up to 10 low power Schottky equivalent
loads. The ’HC4015 is an enhanced version of equivalent
CMOS types.
Ordering Information
PART NUMBER
CD54HC4015F3A
CD74HC4015E
CD74HC4015M
TEMP. RANGE (oC)
-55 to 125
-55 to 125
-55 to 125
PACKAGE
16 Ld CERDIP
16 Ld PDIP
16 Ld SOIC
Pinout
CD54HC4015
(CERDIP)
CD74HC4015
(PDIP, SOIC)
TOP VIEW
2CP 1
2Q3 2
1Q2 3
1Q1 4
1Q0 5
1MR 6
1D 7
GND 8
16 VCC
15 2D
14 2MR
13 2Q0
12 2Q1
11 2Q2
10 1Q3
9 1CP
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © 2003, Texas Instruments Incorporated
1




etcTI

CD54HC4015 Datasheet Preview

CD54HC4015 Datasheet

Dual 4-Stage Static Shift Register

No Preview Available !

Functional Diagram
CD54HC4015, CD74HC4015
1D
1CP
1MR
7
9
6
5
1Q0
4
1Q1
3
1Q2
10
1Q3
15
2D
1
2CP
14
2MR
13
2Q0
12
2Q1
11
2Q2
2
2Q3
GND = 8
VCC = 16
TRUTH TABLE
INPUTS
OUTPUTS
CP D
l
h
X
XX
R Q0 Q1 Q2 Q3
L L q’0 q’1 q’2
L H q’0 q’1 q’2
L q’0 q’1 q’2 q’3
H L LLL
H = High Voltage Level
h = High Voltage Level One Set-up Time Prior to the Low to High Clock Transition
L = Low Voltage Level
l = Low Voltage Level One Set-up Time Prior to the Low to High Clock Transition
X = Don’t Care.
= Low to High Clock Transition
= High to Low Clock Transition
q’n = Lower case letters indicate the state of the referenced output one set-up time prior to the Low to
High clock transition.
2


Part Number CD54HC4015
Description Dual 4-Stage Static Shift Register
Maker etcTI
PDF Download

CD54HC4015 Datasheet PDF






Similar Datasheet

1 CD54HC40103 8-Stage Synchronous Down Counters
etcTI
2 CD54HC40105 4-Bit x 16-Word FIFO Register
etcTI
3 CD54HC4015 Dual 4-Stage Static Shift Register
etcTI
4 CD54HC4017 Decade Counter/Divider
etcTI





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy