Datasheet4U Logo Datasheet4U.com

CDCM1802 Datasheet Clock Buffer

Manufacturer: Texas Instruments

Overview: Product Folder Order Now Technical Documents Tools & Software Support & Community CDCM1802 SCAS759C – APRIL 2004 – REVISED JULY 2017 CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O + Additional LVCMOS Output.

General Description

The CDCM1802 clock driver distributes one pair of differential clock input to one LVPECL differential clock output pair, Y0 and Y0, and one single-ended LVCMOS output, Y1.

It is specifically designed for driving 50-Ω transmission lines.

The LVCMOS output is delayed by 1.6 ns over the PECL output stage to minimize noise impact during signal transitions.

Key Features

  • 1 Distributes One Differential Clock Input to One LVPECL Differential Clock Output and One LVCMOS Single-Ended Output.
  • Programmable Output Divider for Both LVPECL and LVCMOS Outputs.
  • 1.6-ns Output Skew Between LVCMOS and LVPECL Transitions Minimizing Noise.
  • 3.3-V Power Supply (2.5-V Functional).
  • Signaling Rate Up to 800-MHz LVPECL and 200-MHz LVCMOS.
  • Differential Input Stage for Wide Common-Mode Range Also Provides VBB Bias Voltage Output for.

CDCM1802 Distributor & Price

Compare CDCM1802 distributor prices and check real-time stock availability from major suppliers. Prices and inventory may vary by region and order quantity.