Datasheet4U Logo Datasheet4U.com

LMK04208 - Low-Noise Clock Jitter Cleaner

Description

The LMK04208 is a high performance clock conditioner with superior clock jitter cleaning, generation, and distribution with advanced

Features

  • 1 Ultra-Low RMS Jitter Performance.
  • 111 fs, RMS Jitter (12 kHz to 20 MHz).
  • 123 fs, RMS Jitter (100 Hz to 20 MHz).
  • Dual Loop PLLatinum™ PLL Architecture.
  • PLL1.
  • Integrated Low-Noise Crystal Oscillator Circuit.
  • Holdover Mode when Input Clocks are Lost.
  • Automatic or Manual Triggering/Recovery.
  • PLL2.
  • Normalized PLL Noise Floor of.
  • 227 dBc/Hz.
  • Phase Detector Rate of Up to 155 MHz.
  • OSCin.

📥 Download Datasheet

Datasheet preview – LMK04208

Datasheet Details

Part number LMK04208
Manufacturer Texas Instruments
File Size 1.88 MB
Description Low-Noise Clock Jitter Cleaner
Datasheet download datasheet LMK04208 Datasheet
Additional preview pages of the LMK04208 datasheet.

📁 Similar Datasheet

  • LMK042 - MULTILAYER CERAMIC CAPACITORS (Taiyo Yuden)
  • LMK04000 - Low-Noise Clock Jitter Cleaner (National Semiconductor)
  • LMK04031B - Precision Clock Conditioners Low-Noise Clock Jitter Cleaner (National Semiconductor Corporation)
  • LMK04800 - Low-Noise Clock Jitter Cleaner (National Semiconductor)
  • LMK01000 - (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer (National Semiconductor)
  • LMK01010 - (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer (National Semiconductor)
  • LMK01020 - (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer (National Semiconductor)
  • LMK02000 - Precision Clock Conditioner (National Semiconductor)
  • LMK02002 - Precision Clock Conditioner (National Semiconductor)
  • LMK03000 - (LMK03000 / LMK03001) Precision Clock Conditioner (National Semiconductor)
Other Datasheets by Texas Instruments
  • LMK04228 - Clock Jitter Cleaner
  • LMK04000 - Family Low-Noise Clock Jitter Cleaner
  • LMK04001 - Family Low-Noise Clock Jitter Cleaner
  • LMK04002 - Family Low-Noise Clock Jitter Cleaner
  • LMK04010 - Family Low-Noise Clock Jitter Cleaner
  • LMK04011 - Family Low-Noise Clock Jitter Cleaner
  • LMK04031 - Family Low-Noise Clock Jitter Cleaner
  • LMK04033 - Family Low-Noise Clock Jitter Cleaner

Full PDF Text Transcription

Click to expand full text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community LMK04208 SNAS684 – SEPTEMBER 2016 LMK04208 Low-Noise Clock Jitter Cleaner with Dual Loop PLLs 1 Features •1 Ultra-Low RMS Jitter Performance – 111 fs, RMS Jitter (12 kHz to 20 MHz) – 123 fs, RMS Jitter (100 Hz to 20 MHz) • Dual Loop PLLatinum™ PLL Architecture • PLL1 – Integrated Low-Noise Crystal Oscillator Circuit – Holdover Mode when Input Clocks are Lost – Automatic or Manual Triggering/Recovery • PLL2 – Normalized PLL Noise Floor of –227 dBc/Hz – Phase Detector Rate of Up to 155 MHz – OSCin Frequency-Doubler – Integrated Low-Noise VCO or External VCO Mode • Two Redundant Input Clocks with LOS – Automatic and Manual Switch-Over Modes • 50 % Duty Cycle Output Divides, 1 to 1045 (Even and Odd) • 6
Published: |