SN74ABT3612 Datasheet PDF (BIDIRECTIONAL FIRST-IN FIRST-OUT MEMORY)

SN74ABT3612 - BIDIRECTIONAL FIRST-IN FIRST-OUT MEMORY

Description

The SN74ABT3612 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory.

It supports clock frequencies up to 67 MHz and has read access times as fast as 10 ns.

Two independent 64 × 36 dual-port SRAM FIFOs in this device buffer data in opposite directions.

Features

for High-Bandwidth-Computing FIFO.

Datasheet Details

Part number	SN74ABT3612
Manufacturer	Texas Instruments
File Size	502.75 KB
Description	BIDIRECTIONAL FIRST-IN FIRST-OUT MEMORY
Datasheet	SN74ABT3612 Datasheet
Additional preview pages of the SN74ABT3612 datasheet.

📁 Similar Datasheet

SN74101 - AND-OR Gate (ETC)

SN74102 - AND Gate (ETC)

SN74103 - Dual J-K Flip-Flop (ETC)

SN74106 - Dual J-K Flip-Flop (ETC)

SN74108 - Dual J-K Flip Flop (ETC)

SN7411 - Triple 3-Input AND (ETC)

SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)

SN74124 - Dual Voltage Controlled Oscillators (ETC)

SN7415 - Triple 3 Input AND Gate (Motorola)

SN74381 - integrated circuits (ETC)

Full PDF Text Transcription

Click to expand full text

SN74ABT3612 64 × 36 × 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCBS129G – JULY 1992 – REVISED APRIL 1998 D Free-Running CLKA and CLKB Can Be Asynchronous or Coincident D Two Independent 64 × 36 Clocked FIFOs Buffering Data in Opposite Directions D Mailbox-Bypass Register for Each FIFO D Programmable Almost-Full and Almost-Empty Flags D Microprocessor Interface Control Logic D EFA, FFA, AEA, and AFA Flags Synchronized by CLKA D EFB, FFB, AEB, and AFB Flags Synchronized by CLKB D Passive Parity Checking on Each Port D Parity Generation Can Be Selected for Each Port D Low-Power Advanced BiCMOS Technology D Supports Clock Frequencies up to 67 MHz D Fast Access Times of 10 ns D Package Options Include 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages descript

Published: Aug 30, 2019 |