Datasheet4U Logo Datasheet4U.com

SN74AUP1G04 - Low-Power Single Inverter Gate

Description

The SN74AUP1G04 device is a single inverter gate performs the Boolean function Y = A.

Features

  • 1 Available in the Ultra Small 0.64 mm2 Package (DPW) with 0.5-mm Pitch.
  • Low Static-Power Consumption (ICC = 0.9 μA Max).
  • Low Dynamic-Power Consumption (Cpd = 4.1 pF Typ at 3.3 V).
  • Low Input Capacitance (Ci = 1.5 pF Typ).
  • Low Noise.
  • Overshoot and Undershoot.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74101 AND-OR Gate ETC
SN74102 AND Gate ETC
SN74103 Dual J-K Flip-Flop ETC
SN74106 Dual J-K Flip-Flop ETC
SN74108 Dual J-K Flip Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74AUP1G00 Low-Power Single 2-Input Positive-NAND Gate
SN74AUP1G02 Low-Power Single 2-Input Positive-NOR Gate
SN74AUP1G06 Low-Power Single Inverter
SN74AUP1G07 Low-Power Single Buffer/Driver
SN74AUP1G08 Low-Power Single 2-Input Positive-AND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN74AUP1G04 SCES571K – JUNE 2004 – REVISED JUNE 2014 SN74AUP1G04 Low-Power Single Inverter Gate 1 Features •1 Available in the Ultra Small 0.64 mm2 Package (DPW) with 0.5-mm Pitch • Low Static-Power Consumption (ICC = 0.9 μA Max) • Low Dynamic-Power Consumption (Cpd = 4.1 pF Typ at 3.3 V) • Low Input Capacitance (Ci = 1.5 pF Typ) • Low Noise − Overshoot and Undershoot <10% of VCC • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection • Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input (Vhys = 250 mV Typ at 3.3 V) • Wide Operating VCC Range of 0.8 V to 3.6 V • Optimized for 3.3-V Operation • 3.
Published: |