Datasheet4U Logo Datasheet4U.com

SN74AUP1G08 - Low-Power Single 2-Input Positive-AND Gate

Datasheet Summary

Description

This single 2-input positive-AND gate is designed for 0.8V to 3.6V VCC operation and performs the Boolean function Y = A

B or Y = A +B in positive logic.

Features

  • Available in the Ultra Small 0.64mm2 Package (DPW) With 0.5mm Pitch.
  • Low Static-Power Consumption: ICC = 0.9μA Maximum.
  • Low Dynamic-Power Consumption: Cpd = 4.3pF Typical at 3.3V.
  • Low Input Capacitance: Ci = 1.5pF Typical.
  • Low Noise: Overshoot and Undershoot.

📥 Download Datasheet

Datasheet preview – SN74AUP1G08

Datasheet Details

Part number SN74AUP1G08
Manufacturer Texas Instruments
File Size 2.96 MB
Description Low-Power Single 2-Input Positive-AND Gate
Datasheet download datasheet SN74AUP1G08 Datasheet
Additional preview pages of the SN74AUP1G08 datasheet.
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN74AUP1G08 SCES502Q – NOVEMBER 2003 – REVISED MARCH 2024 SN74AUP1G08 Low-Power Single 2-Input Positive-AND Gate 1 Features • Available in the Ultra Small 0.64mm2 Package (DPW) With 0.5mm Pitch • Low Static-Power Consumption: ICC = 0.9μA Maximum • Low Dynamic-Power Consumption: Cpd = 4.3pF Typical at 3.3V • Low Input Capacitance: Ci = 1.5pF Typical • Low Noise: Overshoot and Undershoot <10% of VCC • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back Drive Protection • Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the Input (Vhys = 250 mV Typical at 3.3V) • Wide Operating VCC Range of 0.8V to 3.6V • Optimized for 3.3V Operation • 3.6V I/O Tolerant to Support Mixed-Mode Signal Operation • tpd = 4.3ns Maximum at 3.
Published: |