SN74AUP1G04 Datasheet PDF - Texas Instruments Low-Power Single Inverter Gate Specs

SN74AUP1G04 - Low-Power Single Inverter Gate

Datasheet Summary

Description

The SN74AUP1G04 device is a single inverter gate performs the Boolean function Y = A.

Features

1 Available in the Ultra Small 0.64 mm2 Package (DPW) with 0.5-mm Pitch.
Low Static-Power Consumption (ICC = 0.9 μA Max).
Low Dynamic-Power Consumption (Cpd = 4.1 pF Typ at 3.3 V).
Low Input Capacitance (Ci = 1.5 pF Typ).
Low Noise.
Overshoot and Undershoot.

Datasheet Details

Part number	SN74AUP1G04
Manufacturer	Texas Instruments
File Size	2.64 MB
Description	Low-Power Single Inverter Gate
Datasheet	SN74AUP1G04 Datasheet
Additional preview pages of the SN74AUP1G04 datasheet.

📁 Similar Datasheet

SN74101 - AND-OR Gate (ETC)

SN74102 - AND Gate (ETC)

SN74103 - Dual J-K Flip-Flop (ETC)

SN74106 - Dual J-K Flip-Flop (ETC)

SN74108 - Dual J-K Flip Flop (ETC)

SN7411 - Triple 3-Input AND (ETC)

SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)

SN74124 - Dual Voltage Controlled Oscillators (ETC)

SN7415 - Triple 3 Input AND Gate (Motorola)

SN74381 - integrated circuits (ETC)

Full PDF Text Transcription

Click to expand full text

Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN74AUP1G04 SCES571K – JUNE 2004 – REVISED JUNE 2014 SN74AUP1G04 Low-Power Single Inverter Gate 1 Features •1 Available in the Ultra Small 0.64 mm2 Package (DPW) with 0.5-mm Pitch • Low Static-Power Consumption (ICC = 0.9 μA Max) • Low Dynamic-Power Consumption (Cpd = 4.1 pF Typ at 3.3 V) • Low Input Capacitance (Ci = 1.5 pF Typ) • Low Noise − Overshoot and Undershoot <10% of VCC • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection • Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input (Vhys = 250 mV Typ at 3.3 V) • Wide Operating VCC Range of 0.8 V to 3.6 V • Optimized for 3.3-V Operation • 3.

Published: Jul 30, 2021 |