Datasheet4U Logo Datasheet4U.com

SN74AUP1G79 - Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop

Datasheet Summary

Description

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications.

This family assures a very-low static and dynamic power consumption across the entire VCC range of 0.8 V to 3.6 V, thus resulting in an increased battery life.

Features

  • 1 Available in the Texas Instruments NanoStar™ Package.
  • Low Static-Power Consumption: ICC = 0.9 µA Maximum.
  • Low Dynamic-Power Consumption: Cpd = 3 pF Typical at 3.3 V.
  • Low Input Capacitance: Ci = 1.5 pF Typical.
  • Low Noise: Overshoot and Undershoot < 10% of VCC.
  • Ioff Supports Partial Power-Down-Mode Operation.
  • Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input (Vhys = 250 mV Typical at 3.3 V.

📥 Download Datasheet

Datasheet preview – SN74AUP1G79

Datasheet Details

Part number SN74AUP1G79
Manufacturer Texas Instruments
File Size 2.84 MB
Description Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop
Datasheet download datasheet SN74AUP1G79 Datasheet
Additional preview pages of the SN74AUP1G79 datasheet.

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
Product Folder Order Now Technical Documents Tools & Software Support & Community SN74AUP1G79 SCES592I – JULY 2004 – REVISED SEPTEMBER 2017 SN74AUP1G79 Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop 1 Features •1 Available in the Texas Instruments NanoStar™ Package • Low Static-Power Consumption: ICC = 0.9 µA Maximum • Low Dynamic-Power Consumption: Cpd = 3 pF Typical at 3.3 V • Low Input Capacitance: Ci = 1.5 pF Typical • Low Noise: Overshoot and Undershoot < 10% of VCC • Ioff Supports Partial Power-Down-Mode Operation • Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input (Vhys = 250 mV Typical at 3.3 V) • Wide Operating VCC Range of 0.8 V to 3.6 V • Optimized for 3.3-V Operation • 3.
Published: |