Datasheet4U Logo Datasheet4U.com

SN74F174A - HEX D-TYPE FLIP-FLOP

Description

This monolithic, positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic with a direct clear (CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse.

📥 Download Datasheet

Datasheet preview – SN74F174A

Datasheet Details

Part number SN74F174A
Manufacturer Texas Instruments
File Size 432.17 KB
Description HEX D-TYPE FLIP-FLOP
Datasheet download datasheet SN74F174A Datasheet
Additional preview pages of the SN74F174A datasheet.

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments
  • SN74F175 - QUADRUPLE D-TYPE FLIP-FLOP
  • SN74F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE
  • SN74F1016 - 16-Bit Schottky Barrier Diode RC Bus-Termination Array
  • SN74F1056 - 8-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY
  • SN74F109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP
  • SN74F11 - Triple 3-Input AND Gate
  • SN74F112 - DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
  • SN74F125 - QUADRUPLE BUS BUFFER GATE

Full PDF Text Transcription

Click to expand full text
• Contains Six Flip-Flops With Single-Rail Outputs • Buffered Clock and Direct Clear Inputs • Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators • Fully Buffered Outputs for Maximum Isolation From External Disturbances • Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs SN74F174A HEX D-TYPE FLIP-FLOP WITH CLEAR SDFS029B – D2932, MARCH 1987 – REVISED OCTOBER 1993 D OR N PACKAGE (TOP VIEW) CLR 1 1Q 2 1D 3 2D 4 2Q 5 3D 6 3Q 7 GND 8 16 VCC 15 6Q 14 6D 13 5D 12 5Q 11 4D 10 4Q 9 CLK description This monolithic, positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic with a direct clear (CLR) input.
Published: |