Datasheet4U Logo Datasheet4U.com

SN74HCT138 - 3-Line to 8-Line Decoders/Demultiplexers

Description

The ’HCT138 devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times.

In high-performance memory systems, these decoders can minimize the effects of system decoding.

Features

  • Operating voltage range of 4.5 V to 5.5 V.
  • Outputs can drive up to 10 LSTTL loads.
  • Low power consumption, 80-µA max ICC.
  • Typical tpd = 17 ns.
  • ±4-mA output drive at 5 V.
  • Low input current of 1 µA max.
  • Inputs are TTL-Voltage compatible.
  • Designed specifically for high-speed memory decoders and data transmission systems.
  • Incorporate three enable inputs to simplify cascading and/or data reception 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74HCT06 Hex Inverter Lingxing Microelectronics
SN74HC06 Hex Inverter Lingxing Microelectronics
SN74HC182 FUNCTION LOOK AHEAD CARRY GENERATOR ST Microelectronics
SN74HC423 DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR ST Microelectronics
SN74H74N Dual D-Type Flip-Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74HCT138D 3-Line to 8-Line Decoders/Demultiplexers
SN74HCT138N 3-Line to 8-Line Decoders/Demultiplexers
SN74HCT139 Dual 2-Line To 4-Line Decoders/Demultiplexers
SN74HCT125 Quadruple Bus Buffer Gates
SN74HCT125D Quadruple Bus Buffer Gates

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN54HCT138, SN74HCT138 SCLS171F – MARCH 1984 – REVISED MARCH 2022 SNx4HCT138 3-Line to 8-Line Decoders/Demultiplexers 1 Features • Operating voltage range of 4.5 V to 5.5 V • Outputs can drive up to 10 LSTTL loads • Low power consumption, 80-µA max ICC • Typical tpd = 17 ns • ±4-mA output drive at 5 V • Low input current of 1 µA max • Inputs are TTL-Voltage compatible • Designed specifically for high-speed memory decoders and data transmission systems • Incorporate three enable inputs to simplify cascading and/or data reception 2 Description The ’HCT138 devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can minimize the effects of system decoding.
Published: |